Abstract-The at LHCb experiment CERN has proposed an upgrade towards a full 40 MHz readout system in order to run between five and ten times its initial design luminosity. The various sub-systems in the readout architecture will need to be upgraded in order to cope with higher sub-detector occupancies, higher rate and higher readout load. In this paper, we describe the new architecture, the new functionalities and the first hardware implementation of the new LHCb Readout Control system (S-TFC) for the upgraded LHCb experiment, together with first results on the validation of the system.
I. INTRODUCTION
HE LHCb experiment at CERN has submitted a Letter of Intent for an LHCb Upgrade [1] which would allow operating the experiment at luminosity between five and ten times the current design and allow improving the trigger efficiencies in order to collect more than ten times the statistics foreseen in the first phase. Improving the trigger efficiencies requires in practice reading out the entire detector at the full 40 MHz LHC bunch crossing frequency with the consequence that practically all readout electronics have to be replaced [2] . The only exception is the current first-level trigger electronics [3] which already operates at the full frequency. It will be used to either maintain the readout rate at the current maximum readout rate of 1.1 MHz while the new readout electronics is being installed, or at a rate between 1.1 MHz and the maximum bunch crossing rate if the installation of the DAQ network and the processing farm (Event Filter Farm, EFF) is staged. In the upgraded scenario the first-level trigger is referred to as the Low Level Trigger (LLT). It will compile a physics decision per LHC bunch crossing based on the hadron, electron and muon candidates and pass it to the new LHCb Readout Control system (S-TFC).
The new S-TFC system will be responsible for the distribution of synchronous and asynchronous commands, resets, trigger decision, clock and events destination to the entire readout electronics. Moreover, it will be responsible to maintain the synchronicity of the system and to rate regulate the system in case of back-pressure from the EFF or readout load. This mechanism of rate regulation is generally referred to as trigger throttle. Fig. 1 shows schematically the upgraded LHCb readout architecture. All Front-End electronics (FE) record and transmit data continuously at 40 MHz to the Readout Boards, while the muon and calorimeter detectors also transmit information about the event to the LLT in parallel. The Manuscript received June 7, 2012 . F. Alessio is with CERN, 1211 Geneve, Switzerland (e-mail: Federico.Alessio@cern.ch).
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expected non-zero suppressed event size would result in a very large number of links between the FE and the new Readout Boards. In this regard, it has been shown that almost a factor of ten could be gained by sending zero-suppressed data already at the FE. The zero-suppression will thus be performed in radiation-hard FE chips. The consequence of the varying zero-suppression time is that data are transmitted asynchronously to the Readout Boards and each data frame includes an event identifier in order to realign the event fragments in the Readout Boards. Fig. 2 shows the logical scheme for the FE Electronics. The new Readout Boards are referred to as TELL40 in the upgraded architecture. A proposal [5] for a new TELL40 board based on ATCA technology has been accepted as the baseline.
About 15000 optical links will be used for the readout between the FE and a set of about 200 new TELL40s. The TELL40s will act as interfaces to the event-building multiTerabit/s network which connects the detector readout to the Event Filter Farm (EFF). The EFF is to be based on COTS multi-cores and it will be responsible to process the events in order to select about ~20 kHz of them to be written to storage. Front-End
technologies together with an outline of the major functions of the system and their implementations. Due to the flexibility and the bidirectional capability of the proposed new TELL40 board, the new S-TFC system functionalities can be implemented in this architecture with the exception of the interface for the reception of the LHC clocks and the communication with the other LHC communication systems. A Chapter in this document also outlines the mapping of each of the S-TFC components onto the new TELL40 architecture.
Moreover, the new S-TFC system will have to ensure stability of the clock and the synchronicity of the readout by minimizing the jitter and fully control the latency and the fine phase of the transmitted signal over the serial links. The implementation and the requirements are outlined in a dedicated Chapter together with the validation tests and simulation and verification efforts which are currently in progress.
Furthermore, the use of the current first-level trigger electronics implies that the new S-TFC system has to support the current timing and trigger distribution system based on the RD12 TTC development at CERN [6] . As a positive outcome, this also allows running a hybrid system where the old electronics is controlled with the old TFC system over TTC while the upgraded electronics is controlled with the new S-TFC system. The reason is mostly to allow for a test-bench in situ in LHCb between 2013 and 2018 with real LHC collisions for the test and validation of the new technologies of the upgraded sub-detectors and the validation of the new readout system. The requirements and implementations related to supporting the old readout control protocol are also outlined in this document.
Last, we proposed to configure and control the FE electronics using the same link as the S-TFC link to the FE electronics because of the fact that the upgraded FE electronics will be based on the newly developed CERN GigaBit Transceiver (GBT) ASIC [7] for timing, DAQ and slow control. This allows fully profiting from the system architectural benefits of covering the S-TFC system and the Experiment Control System (ECS) communication to the FE and the TELL40s via the same generic type of interface board.
The experience with the current Timing and Fast Control system [8] allows a critical examination and inheriting features which are viable in the LHCb upgrade and which have evolved and matured over already ten years and are outlined throughout this paper.
II. S-TFC FUNCTIONAL REQUIREMENTS
The new S-TFC system controls all stages of the data readout between the FE electronics and the online EFF by distributing the LHC beam-synchronous clock, synchronous resets and fast control commands, and triggers. A list of the global functions which the new S-TFC system must support is given.
Since the system must be ready before the readout electronics in order to be used in the development of the subdetector electronics and detector test beams, the ultimate requirements are obviously flexibility and versatility for any changes in the readout strategy which may be decided on later.
A. Bidirectional Communication Network
The TFC network must allow distributing synchronous information to all parts of the readout electronics and allow collecting trigger and buffer status information to be used for rate control.
B. Clock Jitter, and Phase and Latency Control
The synchronous distribution system must allow transmitting a clock to the readout electronics with a known and stable phase. The transmitted clock must have a jitter at each destination well within the specifications of what is needed for the high-speed data links from FE electronics. It must also allow controlling fully and maintaining stable the latency of the distributed information. Alignment of the individual S-TFC links and synchronous reset commands together with bunch identifier and event number checks will be required to ensure synchronicity of the experiment.
C. Partitioning
The architecture must allow partitioning, that is the possibility of running autonomously one or any ensemble of sub-detectors in a special running mode independently of all the others. In practice this means that the new S-TFC system should contain a set of independent S-TFC masters, each of which may be invoked for local sub-detector activities or used to run the whole of LHCb in a global data taking, and a configurable switch fabric in the TFC communication network.
D. LHC Interface
The system must be able to receive and operate directly with the LHC clock and revolution frequency, and allow full control of the exact phase of the received clock.
E. Rate Control
The new system should allow controlling the rate, either relying on physics decisions from the LLT or on non-biased trigger rejection such as throttling from the Readout Boards or the EFF. At the simplest level, the rate control should be based on the actual LHC collisions scheme, i.e. the scheme by which the various bunches of protons are distributed along the LHC ring and which allows collisions at the LHCb interaction point.
F. LLT Input
There should be means to interface the first-level trigger with the new S-TFC system.
G. Support for Old TTC-based Distribution
In order to replace the current readout electronics and commission the new electronics in steps, and make use of the current first-level trigger system, the new S-TFC system must support the old TTC system. This will allow also operating a hybrid system.
H. Destination Control for the Event Packets
The system should provide means to synchronously distribute the EFF destination to the Readout Boards for each event packet. In fact, in the current system (n) events are packed in a Multi-Event Packet (MEP) to reduce the overhead from Ethernet transmission. This function should also include the request mechanism by which the EFF nodes declare themselves ready to the S-TFC to receive the next events for processing. The event transfer from the Readout Boards is thus a push scheme with a passive pull, akin to a credit-based system. The scheme avoids the risk of sending events to nonfunctional nodes and produces a level of load balancing as well as a rate control in the intermediate upgrade phase with a staged farm. Ultimately this would rather be the only emergency control of the rate when the system has been fully upgraded to the 40 MHz readout.
The mechanism is already in place in the current system and it is proposed to be kept as in [9] .
I. Sub-detector Calibration Triggers
The system must allow generating sub-detector calibration triggers by transmitting synchronous commands to the FE electronics.
J. Event Data Bank
An event data bank containing the information about the identity of an event (Run Number, Orbit Number, Event ID, and UTC Time) and trigger source information is currently produced by the current TFC system and added to each event [10] . A similar block should also be produced in the new S-TFC system.
K. Test-bench Support
The system and its components must be built in a way that they can be used stand-alone in small test-benches and testbeams, and they have to be made available at an early stage in the development of the FE and Readout electronics.
III. S-TFC SYSTEM ARCHITECTURE

A. Logical Scheme of the S-TFC System
The logical scheme of the new S-TFC architecture and the data flow is represented in Fig. 3 , in which the S-TFC components are shaded.
The Readout Supervisor (S-ODIN) is responsible for controlling the entire upgraded readout scheme by distributing timing and synchronous commands. The commands maintain synchronicity of the system, provide the mechanism for special monitoring triggers, manage the dispatching of the events to the EFF and regulate the transmission of events through the entire readout chain taking into account buffer occupancies, throttles from the readout boards, the LHC collisions scheme and the physics decisions from the LLT.
The sub-detector readout electronics is connected to the Readout Supervisor via a set of 2.4 Gb/s high-speed bidirectional optical links located on an Interface board positioned in each of the TELL40 crates. This board (TFC+ECSInterface) serves two main purposes: 1. Interface all the TELL40 boards of a crate to the S-ODIN by fanning-out the synchronous TFC information to the TELL40 boards and fanning-in throttle information. 2. Interface all the FE electronics to the S-ODIN by relaying the TFC information onto fibres towards the FE electronics. In addition, the flexibility of the optical link and the hardware architecture also allow accommodating the function of relaying ECS configuration and control data to the FE, and use the return path for read-back and receiving monitoring data back. The TFC+ECS Interface may be cascaded and configured differently to support different requirements in terms of number of links and bandwidth and accommodate the granularity of the system supporting partitioning.
B. Physical Architecture of The S-TFC within the Upgraded LHCb Readout System
A proposal for the use of the ATCA technology as the main backbone for the upgraded readout system has become the baseline solution for the LHCb upgrade. Fig. 4 shows the physical architecture of a partition of the upgraded readout system with ATCA technologies highlighting the various connections between the main components of the system. The TELL40 architecture essentially consists of an ATCA motherboard with slots for four AMC cards. The motherboard provides the powering, the clock fan-out and interface to the control system. It incorporates a dense fabric of interconnectivity between the four AMC slots, in addition to an access to the backplane bus via a crossbar. The proposed dual-star topology backplane allows distributing a clock and provide two sets of point-to-point serial links from the hub board slots in the ATCA crate. Each of the four AMC cards is composed of a large FPGA -ALTERA Stratix V or VI in the final stage, Stratix IV in the prototype stage -with on one side the bus to the motherboard interconnectivity and switch fabric and on the other end 3x12 optical bi-directional transceivers with MPO connectors. Each of the transceivers may be implemented to operate the GBT protocol.
Since the FPGAs may be configured with special-purpose logic, each of the AMC cards can be customized to a particular task. In the case of the Readout Supervisor ATCA 
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board, the AMC cards are configured differently to assume the role of the LLT, the farm interface for the S-ODIN data bank and the reception of event requests, and the actual S-ODIN logic itself with the partitioning switch functionality and the transceivers for the S-TFC control links. An AMC slot will be reserved for the LHC interfaces but it is likely to require dedicated hardware design. The front-panel MPO connectors on the TFC+ECSInterface are used for the second purpose of transmitting the TFC clock and commands to the FE electronics. Since the bandwidth requirements are low, the rest of the bandwidth may be used for ECS configuration and control of the FE electronics. A protocol has been envisaged to merge the TFC and the ECS information. The card therefore also incorporates the logic to transmit ECS information to the FE electronics and to receive back ECS data and monitoring information. As a matter of design, the other three AMC cards on the same ATCA board may contain the same logic as the first and according to the need of the particular sub-detector they may provide more TFC+ECS links to the FE to cover the complete set of FE electronics connected to the TELL40s in the crate. Thus, a single TFC+ECSInterface could potentially drive as many as 132 bidirectional FE links with TFC and ECS.
C. System-level Architecture of the S-TFC System
In Fig. 5 , a more detailed description of the system-level architecture of the S-TFC system is given. A pool of Readout Supervisor logic blocks is instantiated in one single S-ODIN board based on a single large FPGA for all TFC functions. The S-ODIN receives the LHC clocks, as well as the LHC Beam Synchronous Timing information, and distributes them to the instantiations using the internal FPGA clock fabric. In order to operate the sub-detectors stand-alone in tests or calibrations, the instantiations are independent from one another, each of which contains all trigger and readout control functions necessary to run the data acquisition of a subdetector independently. The large FPGA incorporates also the configurable switch fabric which allows associating any sets of sub-detectors to the different optional Readout Supervisor instantiations. The TFC+ECSInterface board is also based on a large FPGA which includes the TFC fan-out logic to the Readout Boards and the throttle fan-in logic from the Readout Board. It relays ECS configuration data to the FE electronics on the TFC link and receives ECS monitoring data from the FE electronics. Last, it can optionally run the main Readout Supervisor logic for local test.
IV. TIMING DISTRIBUTION
The S-ODIN receives directly the LHC clocks via the LHC Interface card on the ATCA motherboard. These clocks make up the global master clocks of the entire LHCb readout system. The presence and stability of the clocks are monitored locally. A local quartz-based PLL circuit allows providing a stable continuous bunch clock and a digital PLL allows recovering the turn signal, which is used to define the length of a full LHC turn, in case of a temporary transmission problem. In case the external clocks are absent, these circuits provide local clocks to allow LHCb to operate the readout system for calibrations and tests.
The local timing distribution consists firstly of distributing the LHC bunch clock to all electronics modules operating in the readout. The distribution must satisfy the strict requirements of sufficiently low jitter ( O(50ps) peak-to-peak), and a stable, reproducible, and controllable fine phase across the entire distribution chain up to each destination. The low jitter is required for the high-speed data links to function and the phase allows adjusting the detector signal sampling to the optimal point. The distribution is implemented by means of clock and data recovery (CDR) on two types of optical serial links, using the GBT protocol. The first type uses commercial FPGA-based transceivers for both transmission and reception, and the second uses commercial FPGA-based transceivers for transmission while the reception is handled by the CERN GBT ASIC. In addition, the clock distribution between the TFC+ECSInterface and the TELL40 boards is done by means of the ATCA backplane. Secondly, the readout synchronization is achieved by distributing the LHC turn signal in the form of a Bunch Counter Reset command. All the S-ODIN readout control logic and the synchronous TFC readout control commands are aligned to an LHC turn signal across the entire distribution chain up to each destination. Since the commands are encoded across the optical links, the distribution must satisfy the strict requirement of stable, reproducible, and controllable transmission latency, where latency is defined in terms of LHC bunch clock cycles. The transmission between the TFC+ECSInterface and the TELL40 boards is ensured by serial busses on the ATCA backplane and is also subject to these requirements.
The GBT ASIC satisfies all of these requirements, solving the problem of a constant latency and fine phase at the FE, but special implementations and validation tests are required for the commercial FPGA-based transceivers, as well as the electrical transmission across the ATCA backplane.
Considering the TFC architecture, three critical areas have been identified where the fine phase, jitter, and latency must be carefully validated (Fig. 6) . Each area has different requirements which can be listed as following: 1. Link between S-ODIN and the TFC+ECSInterface boards: requires complete control of latency, fine phase, and minimization of clock jitter. This is the most critical link in the system as COTS FPGA-to-FPGA transceivers will be used for this link. Moreover, the S-ODIN information must be received by all the TFC+ECSInterface boards with a specific latency which takes into account cable length and processing. For this reason, each link has adjustable delays.
Link between TFC+ECSInterface boards and the TELL40
boards: requires complete control of the latency in order to transmit and receive the S-TFC information in the right LHC bunch crossing, but jitter and fine phase are less of an issue in this area as the TELL40 boards are not used to sample analogue detector signal and the jitter can be cleaned with a dedicated phase locked-loop (PLL) chip. The transmission of the clocks in this case is done using the ATCA backplane dedicated fabric.
Link between TFC+ECSInterface boards and the FE
electronics: requires complete control of latency, fine phase and minimization of jitter. This link will utilize the GBT technology which by construction allows a stable and controllable latency and fine phase, and very low jitter characteristics. However, the combined operation of a COTS FPGA transmitter on the TFC+ECSInterface with the GBT chip at the FE must be validated. An extensive system validation phase is currently ongoing to qualify each area of the timing distribution for the final system.
V. S-TFC PROTOCOL
The architecture as proposed above requires defining the TFC protocol on all type of links of the readout architecture. The following list of different types of readout control commands has been identified:
• resets of bunch identifier, event number and first-level trigger electronics.
• synchronous resets of the readout logic.
• low-Level Trigger decisions and trigger types.
• Multi Event Packet destination.
• calibration commands
In order to check the synchronicity at any location in the system, each TFC word carries a bunch crossing identifier to which event it belongs. This also allows operating the system in an asynchronous mode, by pipelining the commands.
A word of 44 user bits per event is sufficient to encode all the readout control information listed above to be transmitted to the TELL40 boards and the FE electronics, including the bunch crossing identifier. In order to increase the reliability of the control information, allow error correction, and achieve best possible clock recovery, the protocol includes a scrambler to enforce DC balancing, a Reed-Solomon encoder, and bit interleaving, like the protocol for the GBT chip. The efficiency of the Reed-Solomon algorithm is about 73% and allows double-bits error correction, which makes the transmission more robust than the simple 8b/10b-encoder. The need for robustness is also justified by the high-speed transmission. The word transmission is thus implemented in three progressive stages where the initial word is first split in two words of 22 bits. The two words of 22 bits are treated in parallel. The first stage is composed of two 22 bits scramblers. The second stage is composed of one (60, 44) Reed-Solomon encoder. The fully encoded 60 bits word is then passed through a third stage which interleaves the bits of the MSBand the LSB-half of the word. Thus, the protocol for the 
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readout control commands consists in total of 60 bits words per event meaning a TFC bandwidth requirement of 2.4 Gb/s, out of which 16 bits are dedicated to the Forward Error Correction (FEC) field of the Reed-Solomon encoder. Since the FE electronics only requires a subset of the TFC commands, a TFC word of 24 bits incorporated in the GBT protocol encodes the synchronous commands together with the event identifier ( Table 2 ). The relay of the subset of commands is carried out by the TFC+ECSInterface for a total bandwidth of 0.96 Gb/s of TFC commands towards the FE. Since the GBT protocol consists of 80 bits user words transmitted at 40 MHz, this leaves an ECS field of 56 bits which thus may be used asynchronously at a bandwidth of 2.24 Gb/s to configure and monitor the FE. The GBT ASIC at the FE allows customizing the I/O buses and associating the user bits with different types of parallel and serial buses according to the needs in terms of bus width and bandwidth. This question is addressed in the section on the TFC+ECSInterface logic. The throttle protocols consist of transmitting a throttle bit from each TELL40 together with the 12-bit bunch identifier for the event for which the throttle was raised. The protocol between the TELL40 and the TFC+ECSInterface boards is thus naturally 16 bits including few spare bits -as 16 is the maximum number of ATCA card which can be accommodated in one ATCA crate. In this case, the task of the TFC+ECSInterface is to align and compile a single word with the throttle information from the TELL40s for each event and transmit it to the S-ODIN. The transmission employs a protocol identical to that of the synchronous control commands.
VI. S-TFC HARDWARE ORGANIZATION
A. S-ODIN
Today's technologies allow instantiating several Readout Supervisors as cores of a big and fast FPGA. The fast built-in transceivers together with advanced data protection, DCbalancing, and clock and data recovery allow driving the TFC protocol directly from the FPGA.
The TELL40 hardware architecture is sufficiently generic and has sufficient resources to implement the S-ODIN operational logic in one single AMC card, together with the partitioning switch and the TFC transceivers for the S-TFC timing and readout control protocol as well as the throttle protocol. The LLT decision unit and the interface to the DAQ system can be implemented on two of the other TELL40 AMC cards, respectively. The LHC interface requires a specially designed AMC card, fitted in the fourth AMC slot. Fig. 7 shows the hardware implementation of the Readout Supervisor ATCA card. One of the advantages of this solution is that the clocks from the LHC are received on one single onboard AMC card which cleans them locally, converts and delays them, and distributes them via the Clock crossbar on the ATCA motherboard to the other AMC cards. The crossbar allows distributing the clock with a fixed latency and fixed phase to the other AMC cards. The second advantage is the significantly reduced number of external connections with an integrated all-on-board solution for the S-ODIN, the LLT and the LHC Interfaces. The new S-TFC should support the old TTC protocol currently in place in the running LHCb experiment in order to allow hybrid operation with a slice of the upgraded readout architecture in parallel to the current readout architecture, and in order to maintain the old calorimeter and muon trigger logic for the LLT. The support for this hybrid functionality can be implemented via a PICMG 3.8 compatible Rear Transition Module (RTM) which would allow connection to the old Readout Supervisor.
The control interface to the S-TFC control system and subsequently to the global LHCb ECS [11] is external to the FPGAs and it is envisaged to be similar to the current implementation [12] . The current idea is to base the control and monitoring of the S-ODIN instantiations and the switch fabric on a PCIe bus between an onboard Credit-Card PC-like module (CCPC) [13] and the FPGAs.
B. TFC+ECSInterface
The TFC+ECSInterface board has the double task of fanning out the timing and readout control information to both the FE electronics and the TELL40s corresponding to one TELL40 crate, and of relaying the throttle information back from the TELL40s to the S-ODIN. In addition the optical links to the FE electronics for the TFC information share the bandwidth with the ECS on the same GBT link, for configuration and monitoring of the FE chips. In this case, the Clock and Serial crossbars are also responsible for distributing the clock, the TFC, and the throttle information to and from the TELL40 boards located in the same ATCA crate as the TFC+ECSInterface boards. This is done by exploiting the backplane connectivity of the ATCA board.
The ATCA technology and the TELL40 hardware architecture allow profiting from a point-to-point type of backplane to distribute the clocks and the readout control commands to the TELL40s and to collect the throttle signals via the TFC+ECSInterface boards. This is achieved by installing the TFC+ECSInterface in the master "hub" slot of the TELL40 crate.
The connectivity with S-ODIN is ensured by means of a bidirectional link on one of the four AMC cards, referred to as the Master AMC card on the TFC+ECSInterface board. The clock recovery is done in the FPGA of the TFC Master AMC card and the clock is distributed to the other AMC cards and to the backplane by means of the Clock crossbar.
As shown in Fig. 8 , the TFC Master AMC card also transmits TFC information to the FE electronics with the GBT protocol on the remaining front-panel optical links. The TFC timing and readout control information is also distributed via the main TFC+ECSInterface ATCA board to all of the other AMC cards such that they can also perform the function of retransmitting the FE TFC information to the FE electronics. In addition, each of the FPGAs in all of the AMC cards also routes the ECS control and configuration, and merges it with the TFC information on the appropriate links, as well as relays the ECS read-data and monitoring information received from the FE.
In order to support stand-alone test-benches, test-beam setups, and local tests during the installation and commissioning in the LHCb cavern, the TFC Master AMC card also incorporates a stand-alone Readout Supervisor instantiation for local tests.
VII. ENCODING OF TFC AND ECS INFORMATION TO THE FE ELECTRONICS
Each TFC+ECSInterface performs the function of distributing the timing and readout control commands together with the ECS information needed to configure and control the operation of the FE electronics which serves the TELL40 crate in which the TFC+ECSInterface is located. Fig. 9 shows schematically the implementation of such functionality in the TFC+ECSInterface board. A TFC Relay and Alignment logical block extracts 24 bits out of the 44 bits word which was transmitted by S-ODIN.
In parallel, a CCPC which is interfaced to the global ECS receives configuration and control information to be sent to the FE electronics. The received data is accompanied with an extended addressing scheme which allows routing the data to the correct GBT-link, and further to the correct FE chip. The extended scheme also includes the bus type to handle different types of data sequencing. A PCIe Memory map provides intermediate storage for the addresses and data while the e-link Protocol Driver actually drives the appropriate bit-sets in the GBT frame. This may also include special sequencing for different bus types. In addition to the write commands for configuration and control, the ECS link also provides read commands. The return path of the FE link is reserved for receiving ECS data and monitoring information. The continuous monitoring of counters and status registers is performed by polling, that is, explicit read commands (not drawn in Fig. 9 ).
VIII. OPERATING A "HYBRID" SYSTEM Previously, it was highlighted that the upgraded S-TFC system will support the current TTC distribution system. This is necessary since the Low-Level Trigger sub-triggers will be based on the current first-level electronics which is already operating at 40 MHz. An important bi-product of this requirement is that it allows operating the whole readout system in a hybrid mode with both the current and the upgraded electronics operating simultaneously and even together at 1 MHz. This leads to two very important possibilities. Firstly, prototypes of upgraded detectors and electronics may be tested in situ during the continued operation of the current experiment. Secondly, one could envisage improving the current LHCb experiment by adding a full detector to contribute to the LHCb physics programme in 2015 -2018.
In order to do so, it is necessary that the old Readout Supervisor and the new Readout Supervisor are connected in order to exchange information between them and be compatible with the current TTC implementation.
In an intermediate phase where part of the detector electronics has been replaced, the old ODIN acts as the master controller of the system, while the S-ODIN is the slave. It is clear that in this phase, the maximum achievable event readout rate is 1.1 MHz due to the limits of the old electronics, but the new electronics can run up to 40 MHz in parallel collecting In the final system, the old ODIN becomes the slave of the master S-ODIN. In this configuration, it is ODIN that receives triggers, commands and destination information from S-ODIN and distributes it to the old readout electronics by means of the old TTC-based system.
IX. SYSTEM SIMULATION AND VALIDATION TESTS
A. System Simulation Due to the complexity of the S-TFC system and the strict timing requirements, a clock-level simulation and verification framework of the new readout architecture and VHDL code is being developed. This includes a detailed synthesizable simulation of all the new S-TFC components and emulation of the surrounding components such as the GBT-to-FPGA links, the TELL40 boards, the FE electronics, the ECS and the EFF for verification purposes.
The simulation bench allows developing the firmware for the S-ODIN and the TFC+ECSInterface boards in their proper environment, estimating the resource usage, studying the latencies of the system and buffers occupancies, and defining the link reset sequence and timing alignment procedure, which are specified in this document. In order to keep the simulation bench of a manageable size but still be comprehensive of the online architecture, only a "single slice" of the system is simulated. That is, the S-TFC components are interfaced to an emulation of a single TELL40 board and few FE channels. In order to test different FE implementations and check their compatibility with the general specifications, the simulation framework also allows plugging any FE model in place of the general purpose FE emulation.
The simulation framework is being developed with the software Visual Elite from Mentor Graphics as it fulfils the requirements. This very powerful software was used for the current TFC system and allows implementing a full multimodule system simulation at clock level in which each module is either based on the synthesizable VHDL code together with models of the surrounding discrete logic, or based on simplified behaviour emulation. It also allows replacing the synthesizable modules with the net list outputs after synthesis and after placing/routing to verify timing.
B. Validation Tests
The new S-TFC architecture and the choices of technologies outlined in this paper contain also several points which require several validation tests. A test bench has already been set up and it is graphically shown in Fig. 10 . A clock generator board is used to generate a clean input clock for a first prototype of the AMC card. The clock generator board is responsible for distributing the LHC clock with O(10ps) jitter to the ODIN in the current LHCb experiment and it also allows shifting the clock in steps of 10ps. The AMC card is powered by a 12V power supply and it is controlled via an ALTERA USB-JTAG Blaster, connected to a PC running NIOS II to control the board hardware resources.
Below is a list of issues which need to be addressed, several of which have already been studied and validated with the first general-purpose AMC card prototype and the test-bench.
The timing distribution is of fundamental importance for the new S-TFC system. In this regard, two important validation tests were successfully performed:
• Phase and latency control and reproducibility of clock phase upon power-up with the ALTERA GX transceivers.
• Phase and latency control and reproducibility upon a timing shift of the input clock. It was demonstrated that the phase of the reconstructed clock from the ALTERA GX transceiver is reproducible upon power-off and power-on of the AMC card and that the reconstructed clock keeps a constant phase with respect to the input clock, while the input clock was shifted. Moreover, once the system was aligned, the latency was also demonstrated to be constant as it is mainly related to the control word of the transmitted frame. It is however important to note that these tests were successfully performed using the ALTERA 8b/10b encoder and an adapted S-TFC protocol. Using the ALTERA proprietary 8b/10b-encoder of the GX transceivers effectively means transforming the S-TFC protocol as described in Chapter 5 into an 8b/10b-protocol to adapt it to the encoder in the transceivers, by replacing the Reed-Solomon FEC. By selecting the option deterministic latency, the ALTERA GX transceiver is able to reproduce fine phase and latency upon power-off and on and reconfiguration of the FPGA without any manual configuration.
The tests have been also reproduced with the custom ReedSolomon encoder as foreseen in the specifications. However, in this case, special settings of the ALTERA GX transceivers must be envisaged as a custom encoder cannot be programmed inside the transceiver. By selecting the option deterministic latency, the ALTERA GX transceiver is able to reproduce fine phase and latency only after a manual alignment is performed on a custom-made alignment word. By repeatedly sending a 10 bits alignment word encapsulated inside the TFC word, the GX transceiver is able to lock onto the data stream with the right phase and right latency. When the transceiver is aligned, a synchronization flag is raised and the S-TFC Readout Supervisor can switch to the specified protocol. This kind of manual alignment can also be envisaged as the resynchronization protocol throughout the system, to be performed on the fly without necessarily stopping data taking.
Other important tests are envisaged in order to validate the new S-TFC system with the proposed hardware: • Estimation of jitter across the links.
• Usage and adaptation of GBT-to-FPGA links to transmit and receive TFC information together with ECS configuration data.
• Clock and synchronous control commands fan-out at the FE electronics using the GBT chipset.
• ECS data reception and transmission with the FE electronics and TFC+ECSInterface boards using the GBT chipset.
• Compounding of the TFC synchronous control information together with the asynchronous ECS information for the GBT links to FE electronics in the TFC+ECSInterface boards. This includes extensive tests of the bandwidth load which can occur at the CCPC.
• TFC link reset sequence to establish word alignment, and phase and latency calibration across the entire S-TFC links. Investigation of a possible loopback test protocol.
• Interface to the DAQ network for the Multi-Event Packet
Requests and the ODIN data bank and test of the available bandwidth.
• Resource usage for S-ODIN and TFC+ECSInterface boards for the final system.
X. CONCLUSIONS
In this paper, a new Readout Control system for the upgrade of the LHCb readout architecture has been presented. The new functionalities have been listed and the new architecture presented in detail. As the system plays a central role in the upgraded readout architecture, it must be ready before the development of the new electronics for the upgraded LHCb detector. Therefore, a first hardware implementation is already ready and it is being fully validated.
The system is meant to be ready by the end of 2012 in order to allow for a first validation test run in parallel to the current LHCb detector and readout system during the course of 2013.
